

2-Mbit (128K x 16) Static RAM

Features

■ Very high speed: 55 ns

■ Temperature ranges

□ Industrial: -40°C to +85°C

☐ Automotive-E: -40°C to +125°C

■ Pin compatible with CY62137V

■ Ultra low active power

□ Typical active current: 1.5 mA at f = 1 MHz

 \Box Typical active current: 7 mA at f = f_{MAX} (55 ns speed)

■ Low and ultra low standby power

■ Easy memory expansion with $\overline{\text{CE}}$ and $\overline{\text{OE}}$ features

■ Automatic power down when deselected

■ CMOS for optimum speed and power

■ Available in Pb-free and non Pb-free 48-ball FBGA package

Functional Description

The CY62137CV30/33 and CY62137CV are high-performance CMOS static RAMs organized as 128K words by 16 bits. These devices feature advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life (MoBL) in portable applications such as cellular telephones. These devices also have an automatic power down feature that significantly reduces power consumption by 80 percent when


addresses are not toggling. Placing the device into standby mode reduces power consumption by more than 99 percent when deselected; Chip Enable (CE) HIGH or both Byte Low Enable (BLE) and Byte High Enable (BHE) are HIGH. The input and output pins (IO0 through IO15) are placed in a high-impedance state in the following conditions:

- Deselected (CE HIGH)
- Outputs are disabled (OE HIGH)
- Both BHE and BLE are disabled (BHE, BLE HIGH)
- Write operation is active (CE LOW and Write Enable (WE) LOW)

Write to the device by taking $\overline{\text{CE}}$ and $\overline{\text{WE}}$ inputs LOW. If $\overline{\text{BLE}}$ is LOW, then data from the IO pins (IO $_0$ through IO $_7$) is written into the location specified on the address pins (A $_0$ through A $_16$). If $\overline{\text{BHE}}$ is LOW, then data from the IO pins (IO $_8$ through IO $_15$) is written into the location specified on the address pins (A $_0$ through A $_16$).

Read from the device by taking Chip Enable ($\overline{\text{CE}}$) and Output Enable ($\overline{\text{OE}}$) LOW, while forcing the Write Enable (WE) HIGH. If BLE is LOW, then data from the memory location specified by the address pins appear on IO $_0$ to IO $_1$. If BHE is LOW, then data from memory appears on IO $_1$ to IO $_2$. See the "Truth Table" on page 10 for a complete description of read and write modes.

For best practice recommendations, refer to the Cypress application note *AN1064, SRAM System Guidelines*.



Cypress Semiconductor Corporation
Document Number: 38-05201 Rev. *H

198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600




Product Portfolio

| | | | | | | Power Dissipation | | | | | |
|---------------|------------|----------------|--------------------|-----|-------|-------------------|----------|-----------------------|-----|----------------|---------------------|
| Product | Pongo | V _C | _C Range | (V) | Speed | C | perating | g I _{CC} (mA | .) | Standk | oy I _{SB2} |
| Product | Range | | | | (ns) | f = 1 MHz | | f = f _{MAX} | | (μ A) | |
| | | Min | Typ [1] | Max | | Typ [1] | Max | Typ [1] | Max | Typ [1] | Max |
| CY62137CV30LL | Industrial | 2.7 | 3.0 | 3.3 | 55 | 1.5 | 3 | 7 | 15 | 2 | 10 |
| | | | | | 70 | 1.5 | 3 | 5.5 | 12 | | |
| CY62137CV30LL | Automotive | 2.7 | 3.0 | 3.3 | 70 | 1.5 | 3 | 5.5 | 15 | 2 | 15 |
| CY62137CV33LL | Industrial | 3.0 | 3.3 | 3.6 | 55 | 1.5 | 3 | 7 | 15 | 5 | 15 |
| CY62137CVSL | Industrial | 2.9 | 3.3 | 3.6 | 70 | 1.5 | 3 | 5.5 | 12 | 1 | 5 |


Pin Configuration

Figure 1. 48-Ball FBGA Pinout [2, 3]



Notes

- Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(Typ)}, T_A = 25°C.
 NC pins are not connected on the die.
- 3. To ensure proper operation, leave floating E3 (DNU) pin or tie to V_{SS}.





Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage Temperature -65°C to + 150°C

Ambient Temperature with

Power Applied-55°C to + 125°C

Supply Voltage to Ground

Potential..... – 0.5V to V_{CC(Max)} + 0.5V

DC Voltage Applied to Outputs in High-Z State $^{[4]}$-0.5V to V_{CC} + 0.3V

DC Input Voltage [4] –0.5V to V_{CC} + 0.3V

| Output Current into Outputs (LOW) | 20 mA |
|--|---------|
| Static Discharge Voltage(MIL–STD–883, Method 3015) | > 2001V |
| Latch up Current | > 200 m |

Operating Range

| Device | Range | Ambient Temperature | v _{cc} |
|-------------|------------|------------------------|-----------------|
| CY62137CV30 | Industrial | -40°C to +85°C | 2.7V to 3.3V |
| CY62137CV33 | | | 3.0V to 3.6V |
| CY62137CV | | | 2.9V to 3.6V |
| CY62137CV30 | Automotive | -40°C to +125°C | 2.7V to 3.3V |

Electrical Characteristics

Over the operating range

| Parameter | Description | Test | Conditions | | CY62137CV30-55 | | CV30-55 | CY | CV30-70 | Unit | |
|------------------|---|--|--|-------|----------------|--------------------|-----------------------|------|--------------------|----------------|----|
| | | | | | Min | Typ ^[1] | Max | Min | Typ ^[1] | Max | |
| V _{OH} | Output HIGH Voltage | I _{OH} = -1.0 mA | | | 2.4 | | | 2.4 | | | V |
| V _{OL} | Output LOW Voltage | I _{OL} = 2.1 mA | | | | | 0.4 | | | 0.4 | V |
| V _{IH} | Input HIGH Voltage | | | | 2.2 | | V _{CC} + 0.3 | 2.2 | | $V_{CC} + 0.3$ | V |
| V _{IL} | Input LOW Voltage | | | | -0.3 | | 0.8 | -0.3 | | 0.8 | V |
| I _{IX} | Input Leakage Current | $GND \le V_1 \le V_{CC}$ | | Ind'l | -1 | | +1 | -1 | | +1 | μΑ |
| | | | | Auto | | | | -2 | | +2 | μΑ |
| I _{OZ} | Output Leakage | $GND \leq V_O \leq V_{CO}$ | , output disabled | Ind'l | -1 | | +1 | -1 | | +1 | μΑ |
| | Current | | | Auto | | | | -2 | | +2 | |
| I _{CC} | V _{CC} Operating Supply Current | $f = f_{MAX} = 1/t_{RC}$ | $V_{CC} = V_{CC(Max)}$ | Ind'l | | 7 | 15 | | 5.5 | 12 | mA |
| | Current | | I _{OUT} = 0 mA CMOS levels | Auto | | | | | 5.5 | 15 | |
| | | f = 1 MHz | | Ind'l | | 1.5 | 3 | | 1.5 | 3 | |
| | | | | Auto | | | | | 1.5 | 3 | |
| I _{SB1} | Automatic CE Power | $\overline{CE} \ge V_{CC} - 0.2$ | V, | Ind'l | | 2 | 10 | | 2 | 10 | μΑ |
| | Down Current – CMOS Inputs | $V_{IN} \ge V_{CC} - 0.2$ f = f _{MAX} (address) | V or V _{IN} ≤ 0.2V s and data only), | Auto | | | | | 2 | 15 | |
| | oooputo | $f = 0$ (\overline{OE} , \overline{WE} , \overline{E} | · · | | | | | | | | |
| I _{SB2} | Automatic CE Power | CE ≥ V _{CC} - 0.2 | | Ind'l | | 2 | 10 | | 2 | 10 | μА |
| | Down Current – CMOS Inputs $V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$, $V_{IN} \ge V_{CC} = 3.3V$ | | | Auto | | | | | 2 | 15 | |

Note

Document Number: 38-05201 Rev. *H

Page 3 of 13

^{4.} $V_{IL(Min)} = -2.0V$ for pulse durations less than 20 ns.



Electrical Characteristics (Continued)

Over the operating range

| Parameter | Description | Test | Test Conditions | | | 621370 | CV33-55 | C | CV-70 | Unit | |
|------------------|---|--|--|----|------|---------------------------|-----------------------|------|---------------------------|-----------------------|----|
| | • | | | | Min | Typ ^[1] | Max | Min | Typ ^[1] | Max | |
| V _{OH} | Output HIGH Voltage | $I_{OH} = -1.0 \text{ mA}$ | V _{CC} = 3.0V | | 2.4 | | | 2.4 | | | V |
| | | | V _{CC} = 2.9V | | | | | 2.4 | | | V |
| V _{OL} | Output LOW Voltage | I _{OL} = 2.1 mA | $V_{CC} = 3.0V$ | | | | 0.4 | | | 0.4 | V |
| | | | V _{CC} = 2.9V | | | | | | | 0.4 | V |
| V _{IH} | Input HIGH Voltage | | | | 2.2 | | V _{CC} + 0.3 | 2.2 | | V _{CC} + 0.3 | V |
| V _{IL} | Input LOW Voltage | | | | -0.3 | | 0.8 | -0.3 | | 0.8 | V |
| I _{IX} | Input Leakage Current | $GND \le V_I \le V_{CC}$ | GND ≤ V _I ≤ V _{CC} | | | | +1 | -1 | | +1 | μА |
| I _{OZ} | Output Leakage Current | GND ≤ V _O ≤ V _{CC} | , output disabled | | -1 | | +1 | -1 | | +1 | μΑ |
| I _{CC} | V _{CC} Operating Supply | $f = f_{MAX} = 1/t_{RC}$ f = 1 MHz | $V_{CC} = V_{CC(Max)}$ | | | 7 | 15 | | 5.5 | 12 | mA |
| | Current | f = 1 MHz | I _{OUT} = 0 mA CMOS levels | | | 1.5 | 3 | | 1.5 | 3 | |
| I _{SB1} | Automatic CE Power Down Current – CMOS Inputs | $f = f_{MAX}(address)$ | or V _{IN} ≤ 0.2V and data only), | | | 5 | 15 | | 5 | 15 | μА |
| | | $f = 0$ (\overline{OE} , \overline{WE} , \overline{B} | | I | | | | | | | |
| I _{SB2} | Automatic CE Power Down Current – CMOS | $CE \ge V_{CC} - 0.2V$ | , (or)/ < 0.2\/ | LL | | 5 | 15 | | | | μΑ |
| | Inputs | $V_{IN} \ge V_{CC} - 0.2V_{CC}$ f = 0, $V_{CC} = 3.6V_{CC}$ | | SL | | | | | 1 | 5 | |

Capacitance

Tested initially and after any design or process changes that may affect these parameters

| Parameter | Description | Test Conditions | Max | Unit | | |
|------------------|--------------------|---|-----|------|--|--|
| C _{IN} | Input Capacitance | $T_A = 25^{\circ}C, f = 1 \text{ MHz},$ | 6 | pF | | |
| C _{OUT} | Output Capacitance | $V_{CC} = V_{CC(Typ)}$ | 8 | pF | | |

Thermal Resistance

Tested initially and after any design or process changes that may affect these parameters


| Parameter | Description | Test Conditions | FBGA | Unit |
|-----------------|---------------------------------------|--|------|------|
| Θ_{JA} | | Still air, soldered on a 3 × 4.5 inch, two layer printed circuit board | 55 | °C/W |
| Θ ^{JC} | Thermal Resistance (junction to case) | | 16 | °C/W |

Document Number: 38-05201 Rev. *H Page 4 of 13



AC Test Loads and Waveforms

Figure 2. AC Test Loads and Waveform



| Parameters | 3.0V | 3.3V | Unit |
|-----------------|------|------|------|
| R1 | 1105 | 1216 | Ω |
| R2 | 1550 | 1374 | Ω |
| R _{TH} | 645 | 645 | Ω |
| V _{TH} | 1.75 | 1.75 | V |


Data Retention Characteristics

Over the operating range

| Parameter | Description | Conditions | Min | Typ [1] | Max | Unit | | |
|---------------------------------|--------------------------------------|---|-----|----------------|-----------------|------|---|----|
| V_{DR} | V _{CC} for Data Retention | | | | 1.5 | | | V |
| I _{CCDR} | Data Retention Current | $V_{CC} = 1.5V,$ | LL | Ind'I | | 1 | 6 | μΑ |
| | | $CE \ge V_{CC} - 0.2V$, | | Auto | | | 8 | |
| | | $\begin{split} & \underline{V_{CC}} = 1.5V, \\ & \overline{CE} \ge V_{CC} - 0.2V, \\ & V_{IN} \ge V_{CC} - 0.2V \text{ or } \\ & V_{IN} \le 0.2V \end{split}$ | SL | Ind'I | | | 4 | |
| t _{CDR} ^[5] | Chip Deselect to Data Retention Time | | | | 0 | | | ns |
| t _R ^[6] | Operation Recovery Time | | | | t _{RC} | | | ns |

Data Retention Waveform

Figure 3. Data Retention Waveform [7]



- 5. Tested initially and after any design or process changes that may affect these parameters.
- Full device operation requires linear V_{CC} ramp from V_{DR} to V_{CC(Min)} > 100 μs or stable at V_{CC(Min)} > 100 μs.
 BHE BLE is the AND of BHE and BLE. Deselect the chip by either disabling chip enable signals or by disabling BHE and BLE.



Switching Characteristics

Over the operating range [8]

| | B | 55 | ns | 70 | ns | I I mit |
|-------------------|--------------------------------|-----|-----|-----|-----|---------|
| Parameter | Description | Min | Max | Min | Max | Unit |
| Read Cycle | | | | | | |
| t _{RC} | Read Cycle Time | 55 | | 70 | | ns |
| t _{AA} | Address to Data Valid | | 55 | | 70 | ns |
| t _{OHA} | Data Hold From Address Change | 10 | | 10 | | ns |
| t _{ACE} | CE LOW to Data Valid | | 55 | | 70 | ns |
| t _{DOE} | OE LOW to Data Valid | | 25 | | 35 | ns |
| t _{LZOE} | OE LOW to Low-Z [9] | 5 | | 5 | | ns |
| t _{HZOE} | OE HIGH to High-Z [9, 10] | | 20 | | 25 | ns |
| t _{LZCE} | CE LOW to Low-Z [9] | 10 | | 10 | | ns |
| t _{HZCE} | CE HIGH to High-Z [9, 10] | | 20 | | 25 | ns |
| t _{PU} | CE LOW to Power Up | 0 | | 0 | | ns |
| t _{PD} | CE HIGH to Power Down | | 55 | | 70 | ns |
| t _{DBE} | BLE/BHE LOW to Data Valid | | 55 | | 70 | ns |
| t _{LZBE} | BLE/BHE LOW to Low-Z [9, 11] | 5 | | 5 | | ns |
| t _{HZBE} | BLE/BHE HIGH to High-Z [9, 10] | | 20 | | 25 | ns |
| Write Cycle [1 | 2] | | | | | |
| t _{WC} | Write Cycle Time | 55 | | 70 | | ns |
| t _{SCE} | CE LOW to Write End | 45 | | 60 | | ns |
| t _{AW} | Address Setup to Write End | 45 | | 60 | | ns |
| t _{HA} | Address Hold from Write End | 0 | | 0 | | ns |
| t _{SA} | Address Setup to Write Start | 0 | | 0 | | ns |
| t _{PWE} | WE Pulse Width | 40 | | 45 | | ns |
| t _{BW} | BLE/BHE LOW to Write End | 50 | | 60 | | ns |
| t _{SD} | Data Setup to Write End | 25 | | 30 | | ns |
| t _{HD} | Data Hold From Write End | 0 | | 0 | | ns |
| t _{HZWE} | WE LOW to High-Z [9, 10] | | 20 | | 25 | ns |
| t _{LZWE} | WE HIGH to Low-Z [9] | 10 | | 10 | | ns |

Notes

- Test conditions assume signal transition time of 5 ns or less, timing reference levels of $V_{CC(Typ)}/2$, input pulse levels of 0 to $V_{CC(Typ)}$, and output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance.

 At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZBE} is less than t_{LZOE} , and t_{HZWE} is less than t_{LZOE} , and t_{HZWE} for any given depicts.

- 10. t_{HZOE}, t_{HZCE}, t_{HZEE}, and t_{HZWE} transitions are measured when the output enters a high-impedance state.

 11. If both byte enables are toggled together, this value is 10 ns.

 12. The internal write time of the memory is defined by the overlap of WE, CE = V_{IL}, BHE, and/or BLE = V_{IL}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing are referenced to the edge of the signal that terminates the write.

Document Number: 38-05201 Rev. *H Page 6 of 13



Switching Waveforms

Figure 4. Read Cycle 1: Address Transition Controlled [13, 14]





Figure 5. Read Cycle 2: $\overline{\text{OE}}$ Controlled [14, 15]



^{13.} The device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$, \overline{BHE} and/or $\overline{BLE} = V_{IL}$.

14. \overline{WE} is HIGH for read cycle.

^{15.} Address valid before or similar to CE and BHE, BLE transition LOW.



Switching Waveforms (continued)

Figure 6. Write Cycle 1: WE Controlled [12, 16, 17]





Figure 7. Write Cycle 2: CE Controlled [12, 16, 17]



Notes

- 16. Data IO is high impedance if $\overline{\text{OE}} = \text{V}_{\text{IH}}$.

 17. If $\overline{\text{CE}}$ goes HIGH simultaneously with $\overline{\text{WE}} = \text{V}_{\text{IH}}$, the output remains in a high-impedance state.

 18. During this period, the IOs are in an output state. Do not apply input signals.



Switching Waveforms (continued)

Figure 8. Write Cycle 3: WE Controlled, OE LOW [17]





Figure 9. Write Cycle 4: BHE/BLE Controlled, OE LOW [17]



Document Number: 38-05201 Rev. *H



Truth Table

| CE | WE | OE | BHE | BLE | Inputs or Outputs | Mode | Power |
|----|----|----|-----|-----|---|------------------------|----------------------------|
| Н | Х | Х | Х | Χ | High-Z | Deselect or Power Down | Standby (I _{SB}) |
| Х | Х | Х | Н | Н | High-Z | Deselect or Power Down | Standby (I _{SB}) |
| L | Н | L | L | Ы | Data Out (IO ₀ –IO ₁₅) | Read | Active (I _{CC}) |
| L | Н | L | Н | L | Data Out (IO ₀ –IO ₇); IO ₈ –IO ₁₅ in High-Z | Read | Active (I _{CC}) |
| L | Н | L | L | Н | Data Out (IO ₈ –IO ₁₅); IO ₀ –IO ₇ in High- Z | Read | Active (I _{CC}) |
| L | Н | Н | L | L | High-Z | Output Disabled | Active (I _{CC}) |
| L | Н | Н | Н | L | High-Z | Output Disabled | Active (I _{CC}) |
| L | Н | Н | L | Н | High-Z | Output Disabled | Active (I _{CC}) |
| L | L | Х | L | L | Data In (IO ₀ –IO ₁₅) | Write | Active (I _{CC}) |
| L | L | Х | Н | L | Data In (IO ₀ –IO ₇); IO ₈ –IO ₁₅ in High-Z | Write | Active (I _{CC}) |
| L | L | Х | L | Н | Data In (IO ₈ –IO ₁₅); IO ₀ –IO ₇ in High-Z | Write | Active (I _{CC}) |

Ordering Information

Contact your local Cypress sales representative for availability of these parts


| Speed (ns) | Ordering Code | Package Diagram | Package Type | Operating Range |
|------------|----------------------|--------------------|--|--------------------|
| 55 | CY62137CV30LL-55BVI | 51-85150 | 48-ball FBGA (6 x 8 x 1 mm) | Industrial |
| | CY62137CV30LL-55BVXI | | 48-ball FBGA (6 x 8 x 1 mm), Pb-free | |
| | CY62137CV33LL-55BVI | | 48-ball FBGA (6 x 8 x 1 mm) | |
| 70 | CY62137CV30LL-70BAI | 51-85096 | 48-ball FBGA (7 x 7 x 1.2 mm) | Industrial |
| | CY62137CV30LL-70BVI | 51-85150 | 48-ball FBGA (6 x 8 x 1 mm) | |
| | CY62137CVSL-70BAI | 51-85096 | 48-ball FBGA (7 x 7 x 1.2 mm) | |
| | CY62137CVSL-70BAXI | | 48-ball FBGA (7 x 7 x 1.2 mm), Pb-free | |
| | CY62137CV30LL-70BAE | 51-85096 | 48-ball FBGA (7 x 7 x 1.2 mm) | Automotive |
| | CY62137CV30LL-70BVE | 51-85150 | 48-ball FBGA (6 x 8 x 1 mm) | |
| | CY62137CV30LL-70BVXE | | 48-ball FBGA (6 x 8 x 1 mm), Pb-free | |

Document Number: 38-05201 Rev. *H Page 10 of 13





Package Diagrams

Figure 10. 48-Ball FBGA (6 x 8 x 1 mm)



TOP VIEW






51-85150-*D




Package Diagrams (continued)


Figure 11. 48-Ball FBGA (7 x 7 x 1.2 mm)

TOP VIEW



SIDE VIEW







Document History Page

| Document Title: CY62137CV30/33 MoBL [®] and CY62137CV MoBL 2-Mbit (128K x 16) Static RAM Document Number: 38-05201 | | | | |
|---|---------|---------------|--------------------|--|
| REV. | ECN NO. | Issue Date | Orig. of Change | Description of Change |
| ** | 112393 | 02/19/02 | GAV | New Data Sheet (advance information) |
| *A | 114015 | 04/25/02 | JUI | Added BV package diagram Changed from Advance Information to Preliminary |
| *B | 117064 | 07/12/02 | MGN | Changed from Preliminary to Final |
| *C | 118122 | 09/10/02 | MGN | Added new part number: CY62137CV with wider voltage (2.7V $-$ 3.6V) Added new SL power bin for new part number For $T_{AA} = 55$ ns, improved t_{PWE} min from 45 ns to 40 ns For $T_{AA} = 70$ ns, improved t_{PWE} min from 50 ns to 45 ns For $T_{AA} = 70$ ns, improved t_{LZWE} min from 5 ns to 10 ns |
| *D | 118761 | 09/23/02 | MGN | Improved Typ I $_{CC}$ spec to 7 mA (for 55 ns) and 5.5 mA (for 70 ns) Improved Max I $_{CC}$ spec to 15 mA (for 55 ns) and 12 mA (for 70 ns) For T $_{AA}$ = 55 ns, improved t $_{LZWE}$ min from 5 ns to 10 ns Changed upper spec for Supply Voltage to Ground Potential to V $_{CC(Max)}$ + 0.5V Changed upper spec. for DC Voltage Applied to Outputs in High-Z State and DC Input Voltage to V $_{CC}$ + 0.3V |
| *E | 343877 | See ECN | PCI | Added Automotive Information in Operating Range, DC, and Ordering Information Table |
| *F | 419237 | See ECN | ZSD | Changed the address of Cypress Semiconductor Corporation on Page 1 from "3901 North First Street" to "198 Champion Court" Updated the ordering information table and replaced the Package name column with Package diagram |
| *G | 486789 | See ECN | VKN | Removed part number CY62137CV25 from the product offering Updated the ordering information table |
| *H | 1665045 | See ECN | VKN/SFV | Changed V _{CC} range for CY7C62137CV from 2.7–3.6V to 2.9–3.6V |

© Cypress Semiconductor Corporation, 2002-2007. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-05201 Rev. *H

Revised October 16, 2007

Page 13 of 13